U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE Attorney D cket No. WY 41% Washington, DC 20231 2207/11239 **Group Art Unit** Examiner **Application Number** Filing. Date 2121 09/895,526 June 29, 2001 Unknown Inventor(s) **Application Title** A FAST SINGLE PRECISION FLOATING POINT Yatin HOSKOTE. **ACCUMULATOR USING BASE 32 SYSTEM**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Commissioner for Patents, BOX DD, Washington, DC 20231 on

Date of Deposit: November 12, 2001

Signature: Renee Brogdon

INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION (37 CFR 1.97(b))

In accordance with the duty of disclosure under 37 CFR §1.56 and in conformance with the procedures of 37 CFR §1.97 and 1.98 and MPEP §609, Applicant hereby brings the attached references to the attention of the Examiner. These references are listed on the attached PTO Form 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

A copy of each reference listed on the PTO Form 1449 is attached.

The Commissioner is authorized to charge any fees required or credit any overpayment in connection with this correspondence to Deposit Account 11-0600.

A duplicate copy of this sheet is attached.

Date: November 12, 2001

Telephone:

(408) 975-7500

Facsimile:

(408) 975-7501

By: \$10'9/ Shawn O'Dowd


(Reg. No. 34,687)

Kenyon & Kenyon

333 W. San Carlos Street, Suite 600

San Jose, CA 95110-2711

COPY OF PAPERS **ORIGINALLY FILED**



I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Commissioner for Patents, BOX DD, Washington, DC 20231 on

Date of Deposit: November 12, 2001

Signature: (1) D/Y/D1 (7 Renee Brogdom

INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION (37 CFR 1.97(b))

In accordance with the duty of disclosure under 37 CFR §1.56 and in conformance with the procedures of 37 CFR §1.97 and 1.98 and MPEP §609, Applicant hereby brings the attached references to the attention of the Examiner. These references are listed on the attached PTO Form 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

A copy of each reference listed on the PTO Form 1449 is attached.

The Commissioner is authorized to charge any fees required or credit any overpayment in connection with this correspondence to Deposit Account 11-0600.

A duplicate copy of this sheet is attached.

Date: November 12, 2001

Telephone:

(408) 975-7500

Facsimile:

(408) 975-7501

By: 100/2/1 Shawn O'Dowd

(Reg. No. 34,687)

Kenyon & Kenyon

333 W. San Carlos Street, Suite 600

San Jose, CA 95110-2711

									-
Form PTO-1449 (modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT(S)' INFORMATION DISCLOSURE STATEMENT			Attorney 2207/1123	Docket No.	_	Serial No. 09/895,526			
			Applicant Yatin HOSKOTE, et al.						
COPY OF PAPERS		Filing Date June 29, 2001			Group Art Unit 0		JAN	REC	
JAN 0 8 200		_	TENT DO	CUMENTS			nter :	700	EVE
EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	г	NAME	CLASS	SUBCLASS	FILI DAT		^D
									<u> </u>

OTHER DOCUMENTS

EXAMINER INITIAL	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.				
	A. Beaumont-Smith, et al., "Reduced Latency IEEE Floating-Point Standard Adder Architectures" IEEE, 1999				
	Erdem Hokenek, et al., "Second-Generation RISC Floating Point with Multiply-Add Fused", IEEE Journal of Solid-State Circuits, Vol. 25, No. 5, October 1990, pp 1207-1213				
Fayez Elguibaly, "A Fast Parallel Multiplier-Accumulator Using the Modified Booth Algorithm Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 47, No. 2000, pp 902-908.					
	G. Panneerselvam and B. Nowrouzian, "Multiply-Add Fused RISC Architectures for DSP Applications", IEEE Pac Rim '93, pp 108-111				
	Luo and Margaret Martonosi, "Accelerating Pipelined Integer and Floating-Point Accumulations in gurable Hardware with Delayed Addition Techniques" IEEE Transactions on Computers, Vol. 49, No. 3, 2000, pp 208-218				

EXAMINER	DATE CONSIDERED			
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation				

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{• -} If pertinent